General Disclaimer

One or more of the Following Statements may affect this Document

- This document has been reproduced from the best copy furnished by the organizational source. It is being released in the interest of making available as much information as possible.
- This document may contain data, which exceeds the sheet parameters. It was furnished in this condition by the organizational source and is the best copy available.
- This document may contain tone-on-tone or color graphs, charts and/or pictures, which have been reproduced in black and white.
- This document is paginated as submitted by the original source.
- Portions of this document are not fully legible due to the historical nature of some
 of the material. However, it is the best reproduction available from the original
 submission.

Produced by the NASA Center for Aerospace Information (CASI)

FETSIM USER'S MANUAL

AND

EXAMPLE

August 1978

(NASA-CR-150800) PETSIM USER'S MANUAL AND EXAMPLE (Radic Corp. of America) 39 p

Unclas G4/33 29916

GEORGE C. MARSHALL SPACE FLIGHT CENTER
ELECTRONICS DEVELOPMENT DIVISION
NATIONAL AERONAUTICS AND SPACE ADMINISTRATION
MARSHALL SPACE FLIGHT CENTER

ALABAMA 35812

(NASA-CR-150800) FETSIM USER'S MANUAL AND EXAMPLE (Badio Corp. of America) 39 p HC AC3/MF A01 CSCL 09C 181-14222

Unclas G3/33 38938



FETSIM USER'S MANUAL GENERAL DESCRIPTION

FETSIM is a batch program written in FORTRAN IV which does

D. C. and transient analysis of MOS circuits. Circuits employing

N-MOS transistors and/or P-MOS transistors in either a bulk

technology or an SOS technology, or almost any combination of

R-C elements may be analyzed. The program requires as input data

the complete circuit topology, device parameters, process para
meters, and control parameters. The user can specify initial node

conditions and the input pulse format. For example, pulse rise

time, fall time, width and time between succeeding pulses are all

independently controllable.

The program contains a sophisticated mathematical model that can accurately handle either N-MOS, P-MOS, Bulk or SOS devices.

Sensitivity to process changes is maintained by requiring such process parameters as threshold voltage and doping level as program inputs. Intrinsic MOS phenomenon such as parasitic feedback capacitance and variation of threshold voltage with source potential are handled implicitly by the model. The program transforms the input data into a set of n nodal equations. These n ordinary differential equations are then numberically integrated. The output consists of a listing of n node voltages (in volts) and all transistor currents (in mA) vs time (in seconds).

The present version is dimensioned such that the program can accommodate circuits whose parameters do not exceed the following maximums:

19 nodes

5 input pulses

100 branches

50 resistors

50 capacitors

20 N-MOS transistors

20 P-MOS transistors

These limits can be expanded simply by changing the size of the appropriate valuables and arrays. Circuits having about 50 nodes require about 180,000 bytes or 45,000 four-byte words.

A user's flowchart for FETSIM is given in Fig. 1. A circuit diagram and its associated FETSIM printout are also provided as an example.




Fig. 1 FETSIM Flowchart

INPUT DATA PREPARATION

Circuit analysis begins with a schematic diagram prepared in the following way.

Number the modes sequentially, beginning with all independent nodes. Because the program automatically connects all P-MOS substrates to node 1 and all N-MOS substrates to node 2,

NODE 1 MUST BE THE MOST POSITIVE VOLTAGE AND

NODE 2 MUST BE THE MOST NEGATIVE VOLTAGE.

Number all component types sequentially. For P-MOS transistors P(1) to P(NP), for N-MOS transistors N(1) to N(NN), for resistors R(1) to R(NR) and for capacitors C(1) to C(NC). RESISTORS AND CAPACITORS MUST BE ENTERED AS LUMPED CONSTANTS.

EVERY DEPENDENT NODE MUST HAVE A CAPACITOR CONNECTED TO IT.




Fig. 2 Data Path 1-Logic and Circuit Diagram

-2.50 -2.50 -2.50 -2.50 -2.50 -2.50 -2.50 -2.50 -2.50 1.50 1.50 1.50 1.50 1.50 DRIGINAL PAGE 15 OF POOR QUALITY 9.00 10.00 17.00 10.00 0.00 0.01 13.00 0.00 13.00 13.00 0.00 0.101 0.300 0.000 0.000 0.30 0.30 0.101 0.300 0.000 -0.002 -0.004 0.000 0.407 -0.300 0.300 0.000 Fig. ? Input Data and Partial Output for Circuit of Fig.

INPUT DATA IS FED INTO THE PROGRAM AS FORMATTED DATA CARDS. THE CARD SEQUENCE AND DATA ARRANGEMENT IS AS FOLLOWS:

CARD NO.	SYMBOL	DESCRIPTION	FIELD COLUMNS	FORMAT	REMARKS
CARD NO.	MR	Total No. of Resistors	1-4	I	Right Justified
	I C	Total No. of Capacitors	5 - 8	I	Right Justified
	NPAN	Total No. of Transistors	9-12	I	Right Justified
	KP	Total No. of P-MOS Transistors	13-16	ı	Right Justified
 1 	NI	No. of Independent Nodes	17-20	I	Right Justified
	NI+ND	Total Number of Nodes (Independent + Dependent)	21-24	I	Right Justified
	NPUL	No. of Applied Pulses	25-28	I	Right Justified
\downarrow	sos	SOS = 1 for SOS circuits; leave blank for non SOS circuits.	29-32	I	Right Justified

CARD NO.	SYMBOL	DESCRIPTION	FIELD COLUMNS	FORMAT	REMARKS
	GATE	Cate Node No. of nth Transistor	1-4	I	Right Justified, P-MOS Transistors are listed first. One Trans. is described per card. After each P-MOS Trans. has been listed, list each M-MOS Trans. on a new card.
2 to	DRAIN	Drain Node No. Of nth	5 - 8	I	Right Justified Source and
(1+n p+nn)		Transistor			drain nodes are interchangable
	SOURCE	Source Mode Mo. of nth Transistor	9-12	Ţ	and need not be distinguished.
	VT	Threshold Voltage of nth Trans. (in volts)	13-21	F	Right Justified
		n Trans. (In voics)			The VT for P-MOS en hancement mode devices is a negative No. The VT for N-MOS enhancement mode devices is a positive NO.

~

•

CARD NO.	SYMBOL	DESCRIPTION	COLUMBS COLUMBS	FORMAT	REMARKS	
2 ` to	W	Effective channel width of n trans. (in mils)	22-30	F	Right Justified.	The Nos.
(1+Np -Hy)	L	effective channel ngth of n trans. (in mils)	31-39	F .	reflect diffusion mask geometries.	effects on
(2+ RP-NN)	TOP NODE	One node of m	5-8	I	Right Justified-On passive element is	e Lamped constant listed on each ca
(1+MP+MM) +MR+MC	BOTTOM NODE	Other node of mth passive element	9-12	I	Right Justified R listed first. Cap Values are in Kna	
_	VALUE	Value of Resistor or Can	13-21	F	Agrines are in wife	nd FF.
	Eox	Relative permittivity of silicon dioxide	1-6	P	Right Justified	Nominal values are 4.0 & 12.0
	E	Relative rermittivity of silicon substrate	7-12	P	Right Justified	respectively
	μ_{n}	Channel mobility of electrons	13-18	P	Right Justified	Mobility units
(2+MP+NN) +NR+NC	$\mu_{\mathbf{p}}$	Channel mobility of holes	19-24	F ,	Right Justified	cm ² / volt-sec
	ND	Doping level of N-substrate	25-33	E	Right Justified	Doping level uni
	N _A	Doping level of P-well	34-42	E	Right Justified	atoms/cm ³
	^T ⊙x	Gate Oxide Thickness	43-51	E	Right Justified is entered in cm. This card must be FETSIM runs. To finite.	

٠,

•

Ç	OR!
POOR	ORIGINAL
	Z
QUA	PAGE
ALIT	
7	ī.

•

CARD NO,	SYMBOL	DESCRIPTION	COLUMNS	FORMAT	REMARKS
^	SLOPEN	Slope Factor for N-MOS	52- 57	.	These empirical factors account for the finite positive slopes found
!	SLOPEP	Slope Factor for P-MOS	: 58–63	f	in the saturation regions of N and P type transistors. (See Table I).
2 + NP + NN					
+ NR + NC	MOVAN	Mobility Variation Factor for N-MOS	64-67	F	These empirical factors account for the effective reduction in device mobility as the gate voltage.
	MOVAP	Mobility Variation Factor for P-MOS	68-71	F	increases.
					SLOPEN, SLOPEP, MOVAN, and MOVAP may be left unspecified by the user. In which case, an infinite saturation conductance and constant mobility are assumed.

•

up or We

CARD NO.	SYMBOL	DESCRIPTION	FIELD COLUMNS	PORMAT	REMARK	3
	VH	Peak-peak voltage swing of pulse (volts)	1-7	P	Right Justified VH is positive if positive going an pulse is negative	l negative if the
	V B	Base line of pulse (volts)	8-14	F	Right Justified	_
(3+nn+np +nr+nc)	T D	Time (in us) that the pulse is delayed from the start of run	15-23	P	Right Justified	Pase line potential of pulse may be positive or nega
	TP	Pulse width	24-32	P	Right Justified	(the units are r
	R	Time constant of leading edge of pulse	33-41	P	Right Justified	(The units are n
	P	Time constant of trailing edge of pulse	42-50	R	Right Justified	(The units are r
	NODE (L)	Node of circuit to which pulse is applied	51-54	I	Right Justified most five pulses. be described on a	separate card. Al
Ţ	TC	Time (in ns) that separates pulse A and pulse B.	55-63	F	additional pulse c Right justified.When left blank,T is s	


CARD NO.	SYMBOL	DESCRIPTION	Pield Colu idi s	FORMAT	REMARKS	
(4+NN+NP	V (1)	Initial voltage at node 1	. 1-6	F	Right Justified	The initial
+NR+NC)	V(2)	Initial voltage at node 2	7-12	F	Right Justified	conditions for node voltages
	v (3)	Initial voltage at node 3	13-18	F	Right Justified	V(1)V(10)
	V(4)	Initial voltage at node 4	19-2k	F	Right Justified	are listed on
	v (5)	Initial voltage at node 5	25-30	F	Right Justified	one card. In
	v (6)	Initial voltage at node 6	31-36	F	Right Justified	more than 10
	v(7)	unitial voltage at node 7	37-42	F	Right Justified	nodes, an
	v (8)	Initial voltage at node 8	4 3-4 8	F	Right Justified	additional card
	v (9)	Initial voltage at node 9	49-54	F	Right Justified	For cases where
V	V(10)	Initial voltage at node	55-60	F	Right Justified	there are 10 or
		10			nodes, only one ca	_
/ and arts	-/111		• ((The units are vol	
(5+NN+NP	V(11)	Initial voltage at node	1-6	F	Right Justified	4
+NR+NC)	V(12)	Initial voltage at node 12	7-12	F	Right Justified	An optional card to be used
	v(13)	Initial voltage at node	13-18	F	Right Justified	only when the
		13				circuit under
	۷(۱ ^{۱,})	Initial voltage at node 14	19-24	F	Right Justified	analysis has me
\downarrow	v(15)	Initial voltage at node	25-30	F	Right Justified	than 10 nodes
		15			(The units are vol	its)

CARD NO.	SYMBOL	DESCRIPTION	FIELD COLUMNS	FORMAT	REMARKS	
(5+nn+np	v(16)	Initial Voltage at node	31-36	F	Right Justified	
+NR+NC)	V(17)	Initial Voltage at node	37-42	F	Right Justified	An optional card to be used
	v(18)	Initial voltage at node 18	43-48	F	Right Justified	only when the
V	v(19)	Initial voltage at node 19	49-54	F	Right Justified than 10 nodes (The	analysis has mo: units are volts)
LAST	TPRINT	The time interval between print outs	1-10	E	Right Justified	The units
CARD	TSTOP	Time at which analysis stops	11-20	E	Right Justified	of time are
V	INTERVAL	Initial interval of integration	2130	E	Right Justified	entered in ns.

•

Threshold Voltage

For FETSIM, the threshold voltage of an MOS transistor is defined as the gate voltage required for 10 μ A source-drain current with a 10 V source-drain bias. This designation is somewhat arbitrary but is widely accepted in the industry.



FIGY THRESHOLD VOLTAGE MEASUREMENT

Input Pulses

Input pulse specifications are as shown below. If T_c is left blank, the program will automatically set $T_c = 1$ second. In terms of 10-90% rise and fall times: $T_L = T_F = 2.2 \, \gamma'_{L,F}$.




FIG 5 INPUT PULSE SPECIFICATION

FETSIM MOS MODEL

The MOS model used in FETSIM is based on a derivation following that of Ihantola. By considering the doping level(s) of the ionized acceptors (or donors) in the substrate material, several second order physical effects are implicitly accounted for. These include the apparent decreased carrier mobility resulting from heavy substrate doping and the gating effect associated with stacked devices.

A linearized empirical approach² is utilized as a means of handling the finite drain conductances in the saturation region. In addition, surface channel mobility modulation, as a function of gate voltage, is modeled along the lines proposed by Schrieffer.³

The resulting four terminal MOS device model is ideally suited for large signal analysis and is directly applicable to either bulk MOS calculations or dielectrically isolated device (SOS) calculations.

Essentially the FETSIM model divides MOS transistor operation into one of three possible cases.

CASE I:
$$|V_G| < |V_T|$$

IDS = 0

Case I is the trivial case; here the magnitude of the gate voltage is below the effective threshold voltage necessary to cause transistor conduction. In this case the device current is zero.

CASE II:
$$|V_G| > |V_T|$$

All SOS Devices or Bulk Devices when source and substrate common

ID = K $\left\{ 2V_{DS}(V_{GS} - V_T) - V_{DS}^2 - 4/3 \cdot k(V_{DS} + 20F)^{3/2} \right\}$

Case II handles the special case of a conducting transistor with its source and substrate electrically connected. The expression for the channel current contains three terms - the first two of which are those found in the generally accepted model of SAH⁴. The third term, 4/3 % $VD^{3/2}$, introduces the effect of the substrate doping level. (The expressions for %, K, V_{TH} , V_{SAT} , and \swarrow can be found in Table I.) It is this term that accounts for the reduced effective mobility associated with highly doped MOS substrates. The ($1+\infty V_D$) factor accounts for the finite slope of the drain characteristics in the saturation region. SOS devices are always handled with CASE I and CASE II

CASE III: |VGS| > |VTH| $|VD| \leq |VSAT|$ $|VS| \leq |VSAT|$

All Bulk devices where source and substrate are not connected

 $I_D = K \left\{ 2(V_G - V_T)(V_D - V_S) - (V_D^2 - V_S^2) - 4/3 \left((V_D + 20F)^{3/2} - (V_S + 20F)^{3/2} \right) \right\}$

Note: V_G , V_D , & V_S are measured relative to the substrate. Case III covers the generalized and more complicated case where neither the source nor the drain are connected to the substrate. (When either the source or the drain are connected to the substrate, Case III reduces to Case II.)

Case III permits the accurate handling of "stacked" transistors (for example, 3 input NOR gates). Generally this case applies to Bulk devices only, however it is used in SOS calculations whenever device substrates are not permitted to "float".

The model is programmed in such a way as to set VD=VSAT whenever $VD \ge VG - VTH$ and VS = VSAT whenever $VS \ge VG - VTH$.

The programming technique permits saturated transistors and the gating effect to be handled.

MOS transistors processed in a bulk LSI technology share a common substrate. Generally N-MOS devices are fabricated within a common p-well while P-MOS devices are fabricated within a common n-type material. Inherent to this scheme is the possibility that the sources and drains of "stacked" transistors (in functional gates and transmission gates) can become back biased with respect to the fixed potential of the common substrates. This, "gating effect", gives rise to an apparent increase in the threshold voltages of the associated transistors. This phenomena is modeled in the equations of CASE III.

In comparison, MOS transistors processed in one of the SOS LSI technologies are fabricated, within separate, independent islands of substrate material. This technique leaves the channel material free to be defined by the source and drain

potentials of each transistor. In the case of N-MOS devices, the p-type channel material is defined by the source or drain—whichever is at the lower potential. Similarly for P-MOS devices, the n-type channel material is defined by the source or drain whichever is the higher potential. This phenomena is modeled by automatically defining the substrate of each SOS-LSI transistor to be at the lowest of the source and drain potentials for N-devices and highest of the source and drain potentials for P-devices. When this is done the more generalized CASE III reduces to CASE II.

Subroutines FET and DR contain the MOS model as described here.

Symbol

Value

₩,P

K_{N,P}

VTH

∝_{N,P}

Typical Values

$$\times_{N} = 0.01$$

$$\propto P = 0.02$$

VSAT

$$-2\beta_F + \left[-\frac{k}{2} + \sqrt{\frac{(k)^2 + 2\beta_F + V_G - V_T}{2}} \right]^{2}$$

 $\mathfrak{p}_{\mathsf{F}}$

Comments

A constant which is a function of the MOS fabrication process. 'Q' is the electronic charge.

The sign is "+" for enhancement mode N-MOS transistors. This term accounts for the gating effect.

This is an empirically calculated factor which accounts for the finite slope of the drain characteristics in the saturation region.

The Fermi potential of the substrate.

REFERENCES

- 1. H. K. J. Ihantola, "Design Theory of a Surface Field Effect Transistor" Solid State Electron., Vol. 7, pp 423-430, June 1964.
- 2. S. R. Hofstein, <u>Field Effect Transistors</u>, Ed. by J. T. Wallmark and H. Johnson, Prentice-Hall, Englewood Cliffs, New Jersey, 1966.
- J. R. Schrieffer, "Effective Carrier Mobility in Surface-Space Change Layers", <u>Physical Review</u>, February 1955.
- C. T. SAH, "Characteristics of Metal-Oxide-Semiconductor Transistors," IEEE Transactions on Electron Devices, July 1964, pp. 324-325.

SOS Device and Processing Parameters

An important aspect of computer aided circuit simulation is the determination of the values of the physical device parameters. Fortunately, many of the parameters can be accurately determined from the mask layout and an elementary knowledge of the processing sequence. For a particular processing run, the parameters that are most difficult to determine are the substrate impurity concentration, N; the mobility; the effective channel length L, the threshold voltages, VT; and the channel and field oxide thickness Tox. In the ideal case, a four terminal test transistor of known geometry will be available to provide for direct measurement of threshold voltages, drain currents, and a means of calculating the substrate impurity concentration. The mobility and effective channel lengths may also be calculated at this time, When test devices are unavailable nominal parameters may be inserted.

For most switching applications, the saturation current at full gate and drain voltage is a primary importance. It is this current (or a fixed portion of it) that will charge and discharge all load capacitors and thereby determine a circuit's dynamic performance. In a sense, it may be considered to be a composite figure of merit for all of the processing parameters. For accurate simulation results, the device saturation current predicted by the device model must therefore be equal to that measured on an actual device under identical bias conditions. For calibration purposes, the saturation current at full gate voltage is one of the parameters listed in Table II.

Table II# lists the SOS parameters that are needed to both run the FETSIM program and to calculate the parasitic loading elements. The values listed are from representative samples of ATL-Oll SOS test chips. Comments pertaining to the method used to arrive at these parameters are also listed.

TABLE II. SOS TEST CHIP (Ø11) DEVICE PARAMETERS

Symbol	Description	Value Used in Simulation
V _{TP}	Threshold Voltage P-Transistor (A) @ IDS = 10uA	-1.5V
VTN	Threshold Voltage N-Transistor (A) @ IDS = 10ua	+1.5V
L	Channel Length (Effective) B	0.25(0.20)mils
up	Effective Surface Hole Mobility (VGS=0) B	367 cm ² /V s
un	Effective Surface Electron Mobility (VGS=0)(B)	458 cm ² /V s
ИD	Donor Density C	1.5x10 ¹⁵ /cm ³
NA	Acceptor Dunsity ©	1.5x10 ¹⁵ /cm ³
Tox	Gate Oxide Thickness ©	1100A
Slope N	(In Saturation) Slope of Drain Characteristic-N (A)	0.02
Slope P	(In Saturation) Slope of Drain Characteristic-P (A)	0.01
CGS	Capacitance (Gate-to-Source) ©	0.22p _F /mil ²
CGD	Capacitance (Gate-to-Drain) ©	0.22pF/m11 ²
Rp	Resistance of Polysilicon Strip (A)	60 ohm/□
IN	Saturation Current at Full Gate and Drain Voltage (10.0V)	2.3ma
Ιp	Saturation Current at Full Gate and Drain Voltage (10.0V)	1.6ma

⁽A) - obtained by direct measurement on test devices

⁽B) - the ratio (u/L) is chosen to adjust the simulated Saturation Current to equal the measured value. Once the ratio for each device type has been chosen, the engineer is free to chose either u or L - whichever is known to the greatest accuracy.

⁽C) - obtained from processing specifications

FETSIM EXAMPLE

Highlights:

- Design/Performance review of a n-Type, S/R
 Flip-Flop (Standard Cell #2020).
- Technology double-epi, enhancement mode,
 SOS.
- Processing Parameters SOS Test Chip (ATL-011).


 Summary:

The design and performance of Standard Cell #2020 is reviewed with particular attention given to evaluating output rise/fall times and clocking times. Although the actual circuit implementation incorporates 26 transisters, the analysis considers only 18 active elements. The other 8 transistors are in the Set/Reset Circuitry and have been reduced to passive elements for this analysis. The 36 parasitic capacitors (resulting from transistor gates and metal/poly/epi crossovers) and the 3 parasitic resistors (resulting from the poly and epi interconnects) are determined directly from the tircuits topology (layout). The processing parameters used in the analysis are taken from samples of the Double-Fpi/SOS Test Chip (ATL-fill) and are listed in Table I.

The circuitry is exercised by applying waveforms to the Data and Clock inputs and observing the circuits internal and output rade responses to these stimuli. Figure 1 is a detailed working schematic of the Data and Clock portions of the 2020 cell. Each node is numbered as a means of describing the circuits interconnection to FETSIM. Rise/fall times of the input waveforms are

set at 10ns (2.2x4.5ns) while the output rise/fall times may be determined directly from the printout. The loading at the Q and $\overline{\mathbb{Q}}$ outputs is set at 10pF and 40pF respectively. Figures 2 and 3 are reduced copies of a portion of the ESTSIM printout for this particular run. Figure 4 is a sketch of some of the I/O waveforms associated with this run. As can be seen a load of 4pF at $\overline{\mathbb{Q}}$ will result in a clocked delay of 12.5ns from the falling edge of "C" to the rising edge of $\overline{\mathbb{Q}}$. This is reflected in the 2020 cells data sheet – as can be seen in Fig. 5.


ORIGINAL PAGE IS OF POOR QUALITY



FORTRAM TO PROGRAM FETG	HA CLIMA-EDITED AS F	TEMA STAR	760 11/13	11.	-	
*						
	CITORS N TRAN		THAISIN	See .	S PULSES	05
•	36 9					
P TRANSISTOR 1	13	1 12	-1.50 1.			
S POTEIZHANT N	10	12 211	-1.50 1.	20 0,20 /3 x /	7 2 12 4 1 4 14 1	
P TRAISISTON 4 P TRAISISTON 5	A 14 M	1 47	1.50 3 1.			
P TRAISISTNA		3		30		
P TRANSISTOR 7 8		7.40	\$3-1.50 . O.	30 20,85		
W TALISTON A		12 2	1.50 ¥1.	80 0.20		
A TRANSISTOR 2			1.50	00 0.20		
N TRANSISTOR	10	7	1.50 1.			
H TRANSISTOR : 0	3	25.00	1.50 0.			
- 🚧 N TRANSISTOR 🏋 🔑 🗦 🛢	3.0	1	*#1.50 *** 0.			
N TANASISTON	and the second			and the same of the same of	CAN BE THE STATE OF	
RESTSTOR A MUMB	ER NODE	A MODE 8	D. POUE D	O LANGE SEE		- W - 1
RESISTOR 2 3			0.180E 0			
CAPACITOR 1		12 3	0.4006-0			TO THE PARTY OF TH
CAPACITOR		3 2	0.200E-0	1		
CAPACITOR 3		10	0.700E-0	1	Physical Control of the Control of t	
CAPACITOR 7		15 12	0.300E-0			
CAPACTION		11 10 12 4	0.300E-0 0.300E-0	1		11
CAPACITOR 11		1 11	0.303E-0 0.300E-0			17.4
CAPACION 12		11	0.300E-0			2.15 Ca
CAPECITAR 14		2	0.3006-0	1	•	
			0.300E-0	1.		
74 F0113443		14 8	0.300E-0			
CAPACITOR - 20	, 	10 8	・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・		bi .	
CAPACTICA 21	- b ₋	10 7	0.500E-0	1		
CAFACILDR 23		7	0.900E-0	1		
CAPACTION 24		· · · · · · · · · · · · · · · · · · ·	0.3008-0	1		
CAPACITOR 20		1.6 7 2	0.3006-0	11		30
CAPACITES 29		6 5	0.300E-0		· E . A	
CAPACTION 30	a di	11 2	0.2008-0	1	F14. 2	1
CAPACITOR 32		11 1	0.3006-0	1	. •	
CAPACTIDA 37			0.40UE-0	1	San Contraction	4.9.0
CAPACITOR 2 35) 2) 2	0.400E 0		100	9.5
EDX ' EST	TUX UEFFN	DONURS	ULFFP		SLOPEP HOVAH HOVAP	

はなどが

	CAPACTIO	a i	33			4	-	X - 2 .	• • •	73 00€-0)	3 54	5 6		, ,	4	S				P. STAIR	
Ġ	CAPACITO CAPACITO CAPACITO	4	**	1		3	5 0			.400E C			4		3716							-
-	EDA E	21	o.120	TUX F=04	UEFFN 500.0	ů.	ייני אינוני וניא תני 190E	is U	EFFP	0.1	ACCEP SOL 1	T - S	-0500 FB654	SLI O,	0PEP 0100	MOVA	476	VAP	Fe (1) 18 3		¥.	+
	PULSE "HF	15AT	AAS	4	RELAY	汉	DTd.	LAT	LO	- TAU 1	rr	NODE 3	7 1	CYCLF			**					
		ב בט.כו	10.2	0 6.3	00E-07 30E-05	0,200E	-06	0.420E-	Un 0	-450E-0		1 2	0,4	00E-0	•		* *	. v 57	. 1		2.7	٠
	PRINT 0.40E-38	0.456-	10 90 90	TERVAL		.45		2. 4	16		.47,	1-4 3-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1			•			4.7				
<u> </u>	D.10E-09	TIME			<u> </u>			V6	7		ve	V10	VII	w12	V13			# V16	V17	vie	¥19	 -
•	31FPS- 1		10.00	0.00 V2	0.00 10	-00 10	-00	0.00 10	- 20	D. CO 10	0,00	0.00 1	0.00	10.00	0,00	10.00		+0		7.5	1	3
-	STEPS- THE	28		.000		***	,000 Jun 1877	270.0	00 .J	0.00	3.00	1	100	.000	5		10.030	<u>.</u>	3	36	2	<u>*</u> ं-
	0,146-08	TIME			V3	74 0.00 10	v5	46	V7	```. ``V& ™ 00 10	v9 c.00	V10 0.00	V11 (0.30	V12	V13	V14 10.00	V15	1	*:	7	W19	
لمجتز	51EPS- 10	_ thDi-		0.000	0.000	2.0	000	0.0	00	0.00	0	9,000	· . 0	.000	2× 0,0	00 00 %	40,000	0	,000	1		
3	TATERVAL	TIME				,		* *		•	4.	H. Line			<u>.</u>	4		 - U1X-	717		VIO	
	57EPS= 12	- 60-3D3 - 2005	10.00	0.00	0.00 10	0,00 10		0.00 jo	- 47 • 00 • 03	0.00 1	0.00	0.000	10,00	10.00	0.00	10.00	0,000		.000	3.5		
	INTERVAL			.000	0.000	,	000	0.0	100	0.00	0 -	0.000	7	,000	0,0	00		. ·	ν,		: -	
_	D,64E-08	90E-07	٧Į		_	V4		٧٥		V8 0.20 1	v9	V10	V11	V12	V13	V14	V15			V10	¥19	
<u>.</u>	-STEPS = 14-			0.00 0.000 0.000	0.00 10)	0.000	0.0	000	0.00	0	0,000	0	.000	0.0	On-	0.000	0	.000			
	-INTERVAL	T146							-				13.	<u>.</u>		Q.	1.				2	•
_	0.2	54E-07	10.00	0.00 0.000	0.00 le	0,00 1	V5 0.00 ⁻ 0.000	0,00 10	000	0.00 1 0.00	0.00	V10 -0.00 : G.000	V11 10.30	V12 10,00	-0.00 0,0	10.00	V15		*000 ă;		419	
	-	10,30		0.000	0.00		0,000	. 0.0		" 0.00		0.000		.000	0.0	00	· · · · · · · · · · · · · · · · · · ·			***		<u> </u>
	INTERVAL 0,13E-07 	975-A7	v1	v2	v3	y4	- v5		V7	va	v9	v10 .	_v11.	A15	V13	V14	V15	V16	V17	-418	-V19-	
	STEPS= 16		10.00	0.00 0.000 -	0.03 1	0.00 1	0.00 0.000	0.00 10	0 • 00 0 • 0	0.00 1	0.00	0.000	10.00	.000	0.00	00			000			
·	INTERVAL	** † TMF					· · · · · ·			: 			7	Tug .			1.4				-	<u>.</u>
•	0.4	46E-07	10.00	0.00	. V3	0.00 1	. V> 0.00	0.00 10	0.00	0,00 1 0,00		A AA	10 00	10 00		10.00	V15 -0,000	A10	, V 17 ∵odo	A10	A11	
	~ \$TEP\$ • ~17"	Tun2•		0.000	0.00		0.000			0.00		0.000		.000	0,0	30				Fi	<u>q, 3</u>	<u> </u>
		71HE 94E-07	V I	V2	, Y.5	V4	۷5 -	٧٥	٧7	ve	٧9	V10	V11		V13	V14	V15	V16	V17	<u> </u>	V19	
	STEPS- 19	EMDS:	10,00	`0.00` n,090 0,030	1 00.0	0	0. 000 0. 000 0. 00 —	0.0	070 670 670 <u>0</u>	0.00	00	0,000	10.00	. 000 .	0.0	900	0.000		0.000			<u>.</u>
	INTERVAL	TIME		•			* -		۲.			š .		, 186 	· · · · · ·	e j		÷.		20		
	-0,20E-09	955-97		- V2	5,41 l	- V4	V5	v ₆ -	· -v7-	va-	v9-	- V10-	VII	VIZ	7.37	10.00	A12		VIT	A)19.	419	÷.



PATA TYPE TYPE OF THE STATE OF

ORIGINAL PAGE IS OF POOR QUALITY

ï


DE POOR QUALITY


D-Type, M/S, S/R Flip Flop

SOS STANDARD CELL NO. 2020

26 Devices 6 Pads


Cell Width = 14 mils





CELL I/O	CELL I/O CAPACITANCE VALUES						
PIN	CAPACITANCE (pf)						
2	0.20						
3	0.42						
5	0.10						
6	0.20						
7	0.20						

TRUTH/TABLE					
CL	D	R	S	Ø	Q
	0	0	0	0	1
7	1	0	0	1	0
*	*	1	0	0	1
*	*	0	1	1	0
*	*	1	1	X	*
# ~ DON'T CARE CASE # ~ UNDEFINED OUTPUTS					



Min. Clk. to Min. S or R Min. Clk. to
Load Master to Latch & Load Slave

15NS 15NS

⊕~With 1.0pF at Q.4

TABLE 1. SOS TEST CHIP (#11) DEVICE PARAMETERS

Symbol	Description	Value Used in Simulation
V _{TP}	Threshold Voltage P-Transistor	-1.5V
V _{TN}	Threshold Voltage N-Transistor	+1.5V
L	Channel Length (Effective)	0.25(0.20) mils
up	Effective Surface Hole Mobility (VGS=0)	400 cm ² /V s
u _n	Effective Surface Electron Mobility	$500 \text{ cm}^2/\text{V s}$
ND	(VGS=0) Donor Density	1.5x10 ¹⁵ /cm ³
NA	Acceptor Density	1.5x10 ¹⁵ /cm ³
Tox	Gate Oxide Thickness	1200 🖁
Slope N	(In Saturation)Slope of Drain	0.02
Slope P	Characteristic-N (In Saturation)Slope of Drain	0.01
CGS	Characteristic-P Capacitance (Gate-to-Source)	0.2pF/mil ²
CGD .	Capacitance (Gate-to-Drain)	n.2pF/mil ²
Rp.	Resistance of Polysilicon Strip	60 ohm/

APPENDIX A

The following appendix describes the use of the graphics output capability which has been added to FETSIM. This capability is not presently supported by the Marshall Space Flight Center due to the requirement of several CALCOMP subroutines which are not presently available on the MSFC computer aided design system. These subroutines are by name:

AXIS PLOTS PLOT SCALE LINE NEWPEN

The FETSIM source tape available from MSFC has dummy routines in place of these subroutines to facilitate compilation and loading. Other functions of FETSIM are not affected by these additions.

ALT TAPE = 1984

FETSIM USER'S MANUAL

Appendix for Graphic Output Capability

The version of FETSIM which provides a graphic output capability is called FETGM4. FETGM4 is identical to FETSM4 with the exception of the graphic output capability.

Through the use of additional control cards, the user is able to specify the following options:

- 1. no graphic output
- 2. graphic output on only the Spectra 70 computer
- 3. graphic output on only the Calcomp 7000 series plotter
- 4. graphic output on both the Spectra 70 and the Calcomp

The additional control cards follow the FETSIM input data cards and are described below.

Control Cards

1. The first card required for the graphic output is the option control card which informs the program which of the four options previously listed is desired. The number corresponding to the desired option is placed in column 4 of the option control card. The option and their corresponding numbers are listed below:

Number	<u>Option</u>
0	no graphic output
1	graphic output on the Spectra 70 only
2	graphic output on the Calcomp only
3	graphic output on both the Spectra 70 and the Calcomp

2. The next card in the input sequence is the voltage selection card which specifies which node voltages are to be plotted. Since the voltages across nodes #1 and #2 are always constant, plotting of these voltages will not be allowed. The user specifies which node voltages from nodes #3 through #19 inclusive are to be plotted in columns #4 through 68 inclusive as follows:

2. (Continued)

Column No.	Node No.
4	3
8	4
12	5
•	•
68	ig

If the user desires a specific node voltage to be plotted, then he places a non-zero decimal number in the appropriate column. If he doesn't want any voltages to be plotted, then a blark card must be used. The voltages will be plotted in groups of four. Automatic scaling of the voltage axis will be performed.

3. The next card in the input sequence is the current selection card which specifies which branch currents are to be plotted. The user specifies which branch currents from branches #1 through 40 inclusive are to be plotted in columns #2 through 80 inclusive as follows:

Column No.	Node No.
2	1 2
6	3
80	40

If the user desires a specific branch current to be plotted, then he places a non-zero decimal number in the appropriate column. If he doesn't want <u>any</u> currents to be plotted, then a blank card must be used. The currents will be plotted in groups of four. Automatic scaling of the current axis will be performed.

4. The fourth card in the input sequence is the time scaling card. This card's interpretation depends on where the graphic output is to be generated (Spectra 70 or Calcomp). For Spectra 70 output, the card specifies the number of lines per print interval. For Calcomp output, the card specifies the spacing per print interval in tenths of an inch. The allowable range is 1 to 10 inclusive. The value is specified in columns #3 and 4 and is right-justified.

If the user has specified output on either the Calcomp alone or both the Spectra and Calcomp, then the following card is required.

5. The color select option has the three general possibilities shown below:

Value	<u>Interpretation</u>		
0	Do not stop, do not change pen		
= 0	Automatically change pen at start of each current or voltage plot. Repeat pen selects.		
X> 0	Stop after each X pen selects; user will change pen colors; and continue plotting. If multiple pen plotter, user may change pen colors, for example, after 4 pen selects.		

The color select option is specified on its own separate card, occupies columns #3 and 4 and is right-justified.

- 6. If the user has specified output on either the Calcomp alone or both the Spectra and Calcomp, then he may include an additional card in his input deck which specifies the following items:
 - a. the number of pens on the plotter
 - b. the X-limit of the plotter
 - c. the X-spacing between graphs
 - d. the Y-limit of the plotter
 - e. theY-spacing between graphs
 - f. the Y-size of the graphs

The number of pens on the plotter is specified in column 4 and has a range of one to four. If unspecified, the default value (4) will be used.

The X-limit of the plotter is specified in columns 7 & 8 (right-justified) and has a maximum value of 72 inches. If unspecified, the default value (72) will be used.

The X-spacing between graphs is specified in column 12 and has a range of one to four inches. If unspecified, the default value (2) will be used.

The Y-limit of the plotter is specified in columns 15 & 16 (right-justified) and has a maximum value of 48 inches. If unspecified, the default value (48) will be used.

The Y-spacing between graphs is specified in column 20 and has a range of one to four inches. If unspecified, the default value (2) will be used.

The Y-size of the graphs is specified in column 24 and has a range of 6 to 9 inches. If unspecified, the default value (6) will be used.

General Operating Information

The program occupies less than 148,000 bytes of memory on the Spectra 70/45 computer and runs under control of the monitor job stream processor.

The plotting options and parameters selected by the user will be printed during the execution of the program.

Independent of where the graphs are plotted (Spectra 70 or Calcomp), each graph is limited in the time direction to a maximum of 200 time intervals (including time = 0).

If a required control card is missing or at least one of the parameters on a card is incorrect, then the message "BAD CONTROL CARD" will be printed and the program will terminate.

When the current and voltage information is being printed in tabular form on the line printer, it is also being written to the system tape called SYSUT3. When the printing of the tabular data is completed, the program rewinds SYSUT3 and reads the contents of SYSUT3 back into main memory. At this point it is possible that the program will print the message "INSUFFICIENT DATA on SYSUT3" and terminate. If this occurs, the most likely causes are either a worn tape being used for SYSUT3 or a defective tape drive.

When graphs are plotted on the Spectra 70, the four symbols used for plotting in each graph are: A, B, C, and D. If two or more symbols occupy the same position in the graph, then the symbol furthest from the beginning of the alphabet will be printed.

When output on the Calcomp plotter is requested, a standard 9-track output tape called "CALCOMP" will have to be assigned during the execution of the program. Instructions concerning the setting up of search addresses, etc. on the Calcomp plotter will be printed out on the line printer.

If the user has specified output on the Calcomp plotter, it is possible that the message "INSUFFICIENT SPACE LEFT ON THE PLOTTER" will be printed. If this occurs, it signifies that the user has not specified the X-limit and/or Y-limit on the plotter large enough to contain all of the requested graphical output.

If any suspected errors in the program arise, the user should send the output to the undersigned who will verify and correct the error.

Barry S. Wagner RCA Corporation Bldg. 10-7-1 Camden, New Jersey 08102 609-963-8000 Extension: PC-6735